

# A 3 $\mu$ W Low-Power CMOS Class-AB Bilateral Current Mirror for Low-Voltage Applications

Jesús E. Molinar-Solís<sup>1</sup>, Víctor H. Ponce-Ponce<sup>2</sup>, José Rivera Mejía<sup>1</sup>, Sergio Sandoval<sup>1</sup>, Miguel Rocha Pérez<sup>3</sup>, Alejandro Díaz-Sánchez<sup>3</sup>, Humberto Bracamontes del Toro<sup>1</sup>

<sup>1</sup> Tecnológico Nacional de México, Ciudad Guzmán Jalisco, Mexico

<sup>2</sup> Instituto Politécnico Nacional, Centro de Investigación en Computación, Mexico

<sup>3</sup> Instituto Nacional de Astrofísica, Óptica y Electrónica (INAOE), Puebla, Mexico

jemolinars@itcg.edu.mx, jrivera@itchihuahua.edu.mx, {chekosur, hbdeltoro}@gmail.com, vponce@cic.ipn.mx, {jmr, adiazsan}@inaoep.mx

**Abstract.** This paper presents a compact low-power bidirectional current mirror suitable for low-voltage applications. The key element is the use of a CMOS complementary input stage working in subthreshold regime; which allows setting a reduced bias current through the mirror. The circuit was simulated using LTSpice and presents class AB operation with a THD of 1% at 1MHz. The power consumption is close to 3 $\mu$ W as shown by simulations and experimental data from a fabricated prototype using 0.5 $\mu$ m CMOS technology.

**Keywords.** Analog integrated circuits, MOS integrated circuits.

## 1 Introduction

The current mirror is a basic analog building block which is widely used in OTA's, OP-AMP's and other complex current mode circuits. Nowadays low-power requirements lead analog designers to consider class AB circuits due to their low quiescent current features and their capability to handle currents several times larger. Besides, voltage supply shrinking in modern fine line technology reduces considerably the voltage headroom for analog design; hence, solutions capable to work with a low-voltage condition and class AB operation are mandatory.

Many class AB current mirrors have been proposed in the past. In [1], extra circuitry was included for achieving class AB operation but, this

extra complexity increases the minimum voltage requirement for the overall circuit. Other class AB approaches [2-6] improves the input/output impedance of the current mirror, however do not work for bidirectional currents and they are not able to work for low-voltage applications.

The low impedance output node of the Flipped Voltage Follower (FVF) has been extensively used for many applications including current mirrors [5-6]; in [6] the use of a FVF and a simple current mirror achieves class AB operation with low-voltage conditions. Although it is an interesting proposal, it is desirable to get simpler solutions at least for some applications. In this work, a very compact bidirectional current mirror is presented, which is able to deal with currents much larger than the bias current.

This paper is organized as follows: In the next section the proposed circuit is presented and explained. Section 3 presents electrical simulations; section 4 experimental results and discussion and finally; in section 5 conclusions are given.

## 2 Compact Class AB Current Mirror

According to [7], a given circuit works in low-voltage mode if its voltage supply  $V_{DD}$  is less than

the sum of the complementary threshold voltages of NMOS and PMOS, i.e.  $V_{DD} < |V_{THp}| + V_{THn}$ .

In Fig. 1, a class AB current mirror proposed in [1] is shown. Here, transistors M3 and M4 set the bias current  $I_{bias}$  in the input branch. Therefore, these transistors can fix a reduced bias current for reduced static power consumption. Nevertheless, the branch of transistors M1 and M2 defines the minimum voltage supply requirement for the circuit, i.e.  $V_{DDmin} = 2V_{DSsat} + V_{GSp} + V_{GSn}$ . Where  $V_{DSsat}$  is the minimum MOS overdrive drain-source voltage for saturation condition and considered for current sources  $I_{bias}$  implemented by a single MOS transistor.  $V_{GSp}$  is the MOS voltage gate-source which must fulfill  $V_{GSp} > |V_{THp}|$  and  $V_{GSn} > V_{THn}$  for operation in strong inversion regime.

Using 0.5µm CMOS technology with threshold voltages  $V_{THn} = 0.65V$  and  $|V_{THp}| = 0.95V$ , the minimum supply for this circuit should be  $V_{DDmin} = 2V_{DSsat} + V_{GSp} + V_{GSn}$ , i.e.  $V_{DDmin} \geq 2V$ . Thus, the proposal is not suitable for low-voltage applications.

The proposed current mirror is presented in Fig 2. This circuit is a simplified version of the previous circuit. From Fig. 1, the absence of transistors M3 and M4 lead to the circuit in Figure 2. Since for low voltage operation  $V_{DDmin} < |V_{THp}| + V_{THn}$ , must be fulfilled, this condition cause M1 and M2 in Fig 2, to work in moderate/weak inversion. The MOS subthreshold conduction at drain has an exponential dependency on  $V_{GS}$ , for  $V_{DS} > 200mV$  [8], this is:

$$I_D = I_0 \cdot \exp \frac{V_{GS}}{\zeta V_T}, \tag{1}$$

where  $V_T = kT/q$ , and  $\zeta > 1$  is a nonideality factor.

This special feature sets a very small bias current on both branches, preserving the class AB operation. Thus, when a given current  $I_{in}$  is introduced into the circuit the input node goes high turning M1 PMOS “off” and turning M2 NMOS “on”. Therefore, the input current is well copied by the M2-M4 mirror. In case  $I_{in}$  is extracted from the circuit, input node goes low, therefore, M2 NMOS is turned off and M1 turned on bringing  $I_{in}$ . In this case the input copy is achieved by the PMOS counterpart to the output.




Fig. 1 Class AB current mirror




Fig. 2. Proposed current mirror

The input resistance of the circuit is given simply by:

$$R_{in} = \frac{1}{2 \cdot g_{mM1,2}}, \tag{2}$$

for the case  $g_{mM1} = g_{mM2}$ . The output resistance  $R_o$  is given in a similar way as  $R_o = 1/(2g_{dsM3,4})$ .




Fig. 3. DC simulations results, Bias current vs.  $V_{DD}$




Fig. 4. Transfer function for different  $I_{in}$  values




Fig. 5. AC simulation response




Fig. 6. Simulated output spectral response





Fig. 7. Current mirror microphotograph



**Fig. 8.** Input/output traces of the current mirror considering a  $1\text{M}\Omega$  input series resistance and  $47\text{k}\Omega$  load resistance

### 3 Simulation Results

The circuit proposed in Figure 2 was simulated using Spice with BSIM3 version 3.1 model parameters from ON Semi  $0.5\mu\text{m}$  technology available through MOSIS. Transistors aspect ratios are  $W/L=30\mu\text{m}/1.5\mu\text{m}$  for all NMOS and PMOS transistors.


In Fig. 3, the bias current of the circuit is plotted against different  $V_{DD}$  values. As can be noticed, bias current goes from several pA to  $\mu\text{A}$ . Nevertheless, in the range  $1.4 < V_{DD} < 1.6$  the bias has a dependency on  $V_{DD}$  of  $500\text{nA}/100\text{mV}$ .

For a  $V_{DD} = 1.58\text{V}$ , the bias current on both branches is close to  $1\mu\text{A}$ . According to (1), the input resistance is close to  $R_{in} \approx 15\text{k}\Omega$  and the output resistance  $R_{out} \approx 1\text{M}\Omega$ .

In Fig. 4, a DC sweep simulation of  $I_{in}$  vs  $I_{out}$  is shown. The simulation shows the linearity of the current mirror for  $V_{DD} = 1.58\text{V}$ , since, the bias current is  $1\mu\text{A}$ , the mirror can handle currents quite larger. In this plot, a comparison with the ideal behavior using a load of  $1\text{k}\Omega$  shows an error of 1.78%.

Fig. 5, shows the simulated AC response, the results show a cutoff frequency near to  $30\text{MHz}$  for  $C_L=1\text{pF}$  and  $R_L=1\text{k}\Omega$ . Since the circuit only presents a high impedance node at the output it has an unconditionally stable behavior.

The simulated output spectral response is shown in Fig. 6, for  $10\mu\text{A}_p @ 1\text{MHz}$  input signal.



**Fig. 9.** Current mirror spectral response

Distortion is introduced mainly by the third harmonic which is 42dB below the fundamental. The total harmonic distortion is close to 1%.

### 4 Experimental Results

The proposed current mirror was fabricated using  $0.5\mu\text{m}$  CMOS technology. The circuit layout was developed using common centroid techniques and dummy structures in order to improve transistor matching. The microphotograph of the circuit is shown in Fig. 7, and the occupied silicon area was  $37\mu\text{m} \times 27\mu\text{m}$ .

The different tests were performed using a load of  $47\text{k}\Omega$  to measure the output current by a digital oscilloscope. The input current was introduced using a signal generator and a series resistance of  $1\text{M}\Omega$ .

In Fig. 8, the circuit was stimulated with an input square signal of  $50\text{kHz}$ ; the input current was  $20\mu\text{A}_{pp}$  and the inverted output current shows a good performance with a 5% error in the copied current.

The spectral response was measured also with  $5\text{k}\Omega$  load and a sinusoidal input signal of  $2\mu\text{A}_p @ 5\text{kHz}$ . The trace is shown in Fig. 9. THD was measured close to the simulations results, this is 1%.

Measurements were performed with  $V_{DD}=1.5\text{V}$  and  $1\mu\text{A}$  bias currents. Hence, the circuit presents a static power consumption of only  $3\mu\text{W}$ .

**Table 1.** Comparison among other CMOS current mirrors

work	[3]	[4]	[6]	This
$R_{in}$	18 $\Omega$	15 $\Omega$	-	15k $\Omega$
$R_o$	11M $\Omega$	650M $\Omega$	-	1M $\Omega$
BW (MHz)	120	100	10	30
Power ( $\mu$ W) consumption	165	264	~30	3
$V_{DD}$ (V)	3.3V	3.3V	1.5V	1.58V
Silicon area	140x	295x	-	37x
	130 $\mu$ m	75 $\mu$ m	-	27 $\mu$ m
Transistor Count	17	23	8	4

In Table 1 a comparison among other approaches is presented, as well know, there is a clear relationship between performance and power consumption. Nevertheless, each circuit has own properties in order to be used for a given application. The circuit proposed could be considered as a good choice for low-power and low complexity applications.

## 5 Conclusions

In this work, a very compact and simple low-voltage, class AB bidirectional current mirror is presented. The circuit can drive currents much larger than its static bias current as shown through simulations and experimental measurements. The circuit has an unconditionally stable behavior due to the existence of only one high impedance node, thus, no compensating passive elements are required.

The simplicity of the circuit makes it feasible for low-power/ low-voltage applications.

## References

1. Kawahito, S. & Tadokoro, Y. (1996). CMOS Class-AB Current Mirrors for Precision Current-Mode Analog-Signal-Processing Elements. *IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing*, Vol. 43, No. 12, pp. 843–845.
2. Hassan-Faraji, B. & Seyed-Javad, A. (2011). Very low input impedance low power current mirror.

*Analog Integrated Circuits and Signal Processing*, Vol. 66, No. 1, pp. 9–18.

3. Lopez-Martin, A.J., Ramirez-Angulo, J., Carvajal, R. G., & Algueta, J.M. (2008). Compact class AB CMOS current mirror. *Electronics Letters*, Vol. 44, No. 23.
4. Esparza-Alfaro, F., Lopez-Martin, A.J., Ramirez-Angulo, J., & Carvajal, R.G. (2012). High-performance micropower class AB current mirror. *Electronics Letters*, Vol. 48, No. 14.
5. Ramirez-Angulo, J., Carvajal, R.G. & Torralba, A. (2004). Low supply voltage high performance CMOS current mirror with low input and output voltage requirements. *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 51, No. 3, pp.124–129.
6. Torralba, A., Carvajal, R.G., Jimenez, M., Muñoz, F., & Ramirez-Angulo, J. (2005). A true low voltage class AB current mirror. *IEICE Electronics Express*, Vol. 2, No.4, pp. 103–107.
7. Ramirez-Angulo, J., Gonzalez-Carvajal, R., Torralba, A., Muñoz, F., Martinez, J., & Tombs, J. (2001). Some techniques for low-voltage continuous-time analog circuit operation. *Proceedings of the IEEE 2nd Dallas CAS Workshop on Low Power/Low Voltage Mixed-Signal Circuits and Systems*, pp. W90–130.
8. Razavi, B. (2002). *Design of Analog CMOS Integrated Circuits*. McGraw Hill.

**Jesús Ezequiel Molinar Solis** received the electronics engineering degree from the Technological Institute from Ciudad Guzman (ITCG), Jalisco, in 1999. He obtained the M. Sc. and Ph. D. degrees in electrical engineering at the Center for Research and Advanced Studies

(CINVESTAV-IPN), Mexico City, in 2002 and 2006 respectively. He is currently working as a Research Professor with the Technological Institute from Ciudad Guzman, his research interests are related to analog circuits, neural networks and vision chips.

**Humberto Bracamontes del Toro** received the B.S. degree in electronics engineering from the *Instituto Tecnológico de Cd. Guzmán*, México in 1992. The M.S. and Ph.D. degrees were obtained from the *École Nationale Supérieure des Télécommunications de Bretagne*, Brest, France in 2006. From 1992 to 2001 he has been professor with the Electronics Engineering Department at *I.T. Cd. Guzmán*. Since 2006 he has been professor with postgraduate electronics and since 2012 he has been the head of graduate studies and research division at *I.T. Cd. Guzmán*. His research interests include embedded systems design and signal processing for digital communications and remote sensing, smart antenna and multiplexing techniques for high frequency communications.

**José Rivera Mejía** received the M.Sc. degree in electronics engineering from the Instituto Tecnológico de Chihuahua (ITChih), México in 1979, and Doctorate of Engineering degree from the Universidad Autónoma de Querétaro (UAQ), México in 2008. Dr. Rivera-Mejía is member of the National Researchers System in Mexico. His doctoral dissertation was recognized at the UAQ as the best thesis in 2008. He received the Award of Science and Technology and Innovation in the State of Chihuahua, third place in 2012. His research interests include Intelligent Sensors, Measurement Systems, Metrology and Reliability.

**Sergio Sandoval** has a degree in Electronics Engineering from the Instituto Tecnológico de Guzmán ITCG (2000). He holds a Master's Degree (2010) in Electronics Engineering from ITCG and a Doctorate (2015) in Sciences with a specialization in Computing and Automation from Cienega University Centre at the University of Guadalajara. He is interested in areas of automation, linear and design of programming methodologies for application to the automobile.

**Miguel Rocha Pérez** received the B.S. degree in electronics from the Universidad Autónoma de Puebla, Puebla, México in 1986 and the M.Sc. and Ph.D. degrees from the Instituto Nacional de Astrofísica Óptica y Electrónica (INAOE), Puebla, in 1991 and 1999, respectively. During 1991–1996, he was working on the control of telescopes in the Astrophysics Department, and during 1999–2001 he was with the Instrumentation Lab at INAOE. He is working at INAOE in the Electronics Department. His current research interests are on the design of integrated circuits for communications and IC implementation of digital algorithms.

**Alejandro Díaz-Sánchez** received the B.E. from the Madero Technical Institute and the M.Sc. from the National Institute for Astrophysics, Optics and Electronics, both in México, and the Ph.D. in Electrical Engineering from New Mexico State University at Las Cruces, NM. He is actually working as Full Professor at the National Institute for Astrophysics, Optics and Electronics, in Tonantzintla, Mexico. His research concerns analog and digital integrated circuits, high performance computer architectures and signal processing.

**Víctor Hugo Ponce Ponce** received the degree in Communications and Electronics Engineer from the Mechanical and Electrical Engineering (ESIME) of the National Polytechnic Institute (IPN) in 1993, a Master's Degree in Electrical Engineering and a Doctor of Science in Electrical Engineering at the Center Research and Advanced Studies (CINVESTAV), Campus Cd. Mexico, in 1994 and 2005, respectively. From 2007 to 2008, he held a one-year sabbatical stay at the Polytechnic School of Montréal. He currently a professor at the Computer Research Center of the IPN, attached to the Laboratory of Microtechnology and Embedded Systems. His research interests are currently focused on the Micro Electromechanical Systems (MEMS) in conjunction with signal conditioning circuits an integrated circuit level in CMOS technology.

*Article received on 10/08/2016; accepted on 08/11/2016.  
Corresponding author is Ines José Rivera Mejía.*